Integration of III-V semiconductors on Si substrates has been investigated for microwave and millimeter-wave devices and monolithic integrated circuits in the past. [1] [2] [3] [4] [5] Recently, the growth of compound semiconductor heterostructures on Si substrates has attracted continuous attention because of the possible integration of III-V device on Si substrates for logic applications. The use of GaAs-on-Si to replace GaAs substrate has the following advantages: high thermal conductivity, potential wafer-size expansion, mechanical hardness of substrates, and lower cost for Si substrates. [5] [6] [7] For high speed electronic applications, antimony ͑Sb͒-based high-electron-mobility transistors ͑HEMTs͒ with InAs channel layer have been studied in recent years. [8] [9] [10] [11] [12] The InAs layer was chosen as the channel material for the HEMT due to its high electron mobility and high quantum confinement in the channel region. In this letter, the growth of the Al 0.5 Ga 0.5 Sb/ InAs HEMT on Si substrate for high speed electronic application is studied.
There are two problems to be overcome for the growth of high-quality Al 0.5 Ga 0.5 Sb/ InAs HEMT epitaxial layers on Si substrate. One is the strain induced by the large lattice mismatch of 11% between the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure and the Si substrate, the other is the residual stress due to the large difference in the thermal expansion coefficients of these two material systems. 13 To obtain high quality the Al 0.5 Ga 0.5 Sb/ InAs HEMT on Si, two buffer layers of Ge/ Ge 0.95 Si 0.05 /Ge 0.9 Si 0.1 , and Al 0.5 Ga 0.5 Sb/ AlSb/ GaAs were used. First, the Ge/ Ge 0.95 Si 0.05 /Ge 0.9 Si 0.1 layer was used as the buffer layer for the growth of GaAs on Si substrate, because Ge and GaAs have similar lattice constants and thermal expansion coefficients. 13 Then, the Al 0.5 Ga 0.5 Sb/ AlSb layers were grown to accommodate the strain induced by the large lattice mismatch between the Al 0.5 Ga 0.5 Sb/ InAs system and the GaAs layer. 10 The crystalline quality of the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure grown on Si was analyzed by X-ray diffraction analysis, transmission electron microscopy ͑TEM͒, and atomic force microscopy ͑AFM͒. The thickness of the epitaxial layers, the dislocation distribution, and the threading dislocation density were evaluated using the above analytical tools. A very high room-temperature electron mobility of 27 300 cm 2 / V s and a sheet density of 3.04ϫ 10 12 /cm 2 for the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure grown on the Si substrate were obtained.
The Al 0.5 Ga 0.5 Sb/ InAs structure grown on Si is shown in Fig. 1 . A Si ͑100͒ substrate wafer with 6°off-cut toward the ͓110͔ direction and three epitaxial growth systems were used for the growth of the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure on Si in this study. First, an ultrahigh vacuum chemical vapor deposition ͑CVD͒ system was used to grow the Ge/ Ge 0.95 Si 0.05 /Ge 0.9 Si 0.1 layers. Then, a thin GaAs film was grown by a commercial metal organic chemical vapor deposition ͑MOCVD͒. 13 Finally, the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure was grown by a molecular beam epitaxy ͑MBE͒ system.
For the Ge/ Ge 0.95 Si 0.05 /Ge 0.9 Si 0.1 layer growth, the Si substrate was first cleaned by 10% HF dipping and then went through high-temperature baking at 800°C in the growth chamber for 5 min. Then, a 0.8 m Si 0.1 Ge 0.9 layer, a 0.8 m Si 0.05 Ge 0.95 layer, and a 1.0 m Ge layer were grown at 400°C in sequence on the Si wafer as the buffer layer. 13 After that, a 1.5 m GaAs layer was grown on Ge at a temperature of 600°C by MOCVD. The growth conditions of GaAs are as follows: growth pressure is 40 torr, V/III ratio is 100, and growth rate is 1.7 m/h. 13 Finally, the Al 0.5 Ga 0.5 Sb/ InAs HEMT was grown on top of the Ge layer by MBE system and the wafer was baked at 630°C for 1 min before the growth. The growth of the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure can be divided into two major parts: buffer layer growth and InAs channel layer growth. The growth of the buffer layers includes a GaAs layer, an AlSb layer, two GaSb/ AlSb supperlattice, and two Al 0.5 Ga 0.5 Sb layers; the buffer layers were grown before the channel region to accommodate the 7% lattice mismatch between the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure and the Ge layer. The growth temperature of the buffer layers was set at 560°C. A 1 m GaAs layer was grown on Ge first. After that, a 100 nm AlSb layer, a superlattice of 50 nm with ten pairs of GaSb/ AlSb, and a 1 m Al 0.5 Ga 0.5 Sb were grown layer by layer. Then, 50 nm GaSb/ AlSb superlattice ͑ten pairs͒, a 50 nm Al 0.5 Ga 0.5 Sb layer, a 15 nm InAs layer, a 13 nm Al 0.5 Ga 0.5 Sb layer, and a 3 nm GaSb layer were grown. To obtain good quality InAs channel layer, the growth temperature was set at 520°C after the growth of the Al 0.5 Ga 0.5 Sb layer. The growth rate of InAs channel layer was 1.5 Å / s, and the 13 nm Al 0.5 Ga 0.5 Sb layer and the 3 nm GaSb layer are the Schottky layer and the cap layer, respectively. The Al 0.5 Ga 0.5 Sb/ InAs HEMT on Si structure grown is shown in Fig. 1 .
We have reported the use of SiGe buffer layer for the growth of Ge on top of Si substrate before. 13 Because the Ge/ Ge 0.95 Si 0.05 /Ge 0.9 Si 0.1 interface can be used to accommodate the strain induced by the large lattice mismatch, the upwardly propagated dislocations were bent sideward and terminated very effectively at the Si 0.05 Ge 0.95 /Si 0.1 Ge 0.9 and Ge/ Si 0.05 Ge 0.95 interfaces. Almost no threading dislocation can propagate into the top Ge layer.
13 Figure 2 shows the cross-sectional TEM images of the Al 0.5 Ga 0.5 Sb/ InAs HEMT on Ge with SiGe buffer layer, the interfaces of buffers were quite smooth as shown in this figure. Figure 3 presents the TEM micrograph of the InAs layer. As can be seen in this figure, the defect density in the InAs layer was very low.
The surface roughness of the Al 0.5 Ga 0.5 Sb/ InAs HEMT grown on Si wafer was compared to the Al 0.5 Ga 0.5 Sb/ InAs HEMT structure grown on the GaAs substrate. 
